To cope with the complexity of today's digital systems in diagnostic modelling, hierarchical approaches should be used. In this paper, the possibilities of using Decision Diagrams (DD) for diagnostic modelling of digital systems are discussed. DDs can be used for modelling systems at different levels of representation like logic level, register transfer level, instruction set level. The nodes in DDs can be modelled as generic locations of faults. For more precise general specification of faults logic constraints are used. To map the physical defects from transistor level to logic level a new functional fault model is introduced.
Introduction
The most important question in testing today's complex digital systems is: how to improve the testing quality at continuously increasing complexities of systems? Two main trends can be observed: defect-orientation and highlevel modelling. To follow the both trends, hierarchical approaches should be used. One way to manage hierarchy in a uniform way at different levels is to use decision diagrams (DD).
Traditional low-level test methods and tools for complex digital systems have lost their importance, other approaches based mainly on higher level functional and behavioral methods are gaining more popularity [1] [2] [3] . However, the trend towards higher level modelling moves us even more away from the real life of defects and, hence, from accuracy of testing. To handle adequately defects in deep-submicron technologies, new fault models and defect-oriented test methods should be used. But, the defect-orientation is increasing even more the complexity. To get out from the deadlock, these two opposite trendshigh-level modelling and defect-orientation -should be combined into hierarchical approach. The advantage of hierarchical approach compared to the high-level functional modelling lies in the possibility of constructing test plans on higher levels, and modelling faults on more detailed lower levels.
The drawback of traditional multi-level and hierarchical approaches to digital test lies in the need of different languages and models for different levels. Most frequent examples are logic expressions for combinational circuits, state transition diagrams for finite state machines (FSM), abstract execution graphs, system graphs, instruction set architecture (ISA) descriptions, flow-charts, hardware description languages (HDL, VHDL, Verilog etc.), Petri nets for system level description etc. All these models need different manipulation algorithms and fault models which are difficult to merge in hierarchical test methods. Better opportunities for hierarchical diagnostic modelling of digital systems provide Decision Diagrams (DD) [4] [5] [6] [7] [8] [9] . Binary DDs (BDD) have found already very broad applications in logic design as well as in logic test [4] [5] . Structurally Synthesized BDDs (SSBDD) are able to represent gate-level structural faults directly in the graph [6, 7] . Recent research has shown that generalization of BDDs for higher levels provides a uniform model for both gate and RT level or even behavioral level test generation [8, 9] .
On the other hand, the disadvantage of the traditional hierarchical approaches to test is the traditional use of gate-level stuck-at fault (SAF) model. It has been shown that high SAF coverage cannot quarantee, high quality of testing [10] . The types of faults that can be observed in a real gate depend not only on the logic function of the gate, but also on its physical design. These facts are well known but usually, they have been ignored in engineering practice. In earlier works on layout-based test techniques [11, 12] , a whole circuit having hundreds of gates was analysed as a single block. Such an approach is computationally expensive and highly impractical as a method of generating tests for real VLSI designs. To handle physical defects in fault simulation, we still need logic fault models to reduce the complexity of simulation.
In this paper, we present, first, in Section 2 a method for modelling physical defects by generic Boolean differential equations which gives a possibility to map the defects from physical level to logic level. A generalization of the SAF model called Functional Fault Model (FFM) is presented in Section 3. FFM can be regarded as a uniform interface for mapping faults from a given arbitrary level of abstraction to the next higher level. For hierarchical diagnostic modelling, DDs are used. In Section 4 SSBDDs are presented for logic level test generation and fault simulation. Section 5 explains how the hierarchical approach can be implemented by using higher level DDs. Some experimental data are presented in Section 6 to illustrate the efficiency of the method. Section 7 concludes the paper.
Modelling Defects and Faults
Consider a Boolean function y = f (x 1 , x 2 , …, x n ) implemented by an embedded component C in a circuit. (1) and (2) 
Hierarchical Approach to Test
The method of defining faults by logic conditions W d allows us to unify the diagnostic modelling of components of a circuit (or system) without going into structural details of components and into the diagnostic simulation of interconnection network of components. In both cases, W d describes how a lower level fault d (a defect either in a component or in the network) should be activated at a higher level to a given node. The conditions W d can be used both in fault simulation and in test generation.
Consider a node k in a circuit ( In test generation, to map a lower level fault d ∈ R k to the higher level variable x k , a solution of the equation W d = 1 is to be found. In fault simulation (or in fault diagnosis) an erroneous value of x k (denoted by a Boolean differential dx k =1) can be explained as In Fig.3 
where ∂Y/∂y M means the fault propagation condition calculated by high-level modeling, ∂y M /∂y G is the fault propagation condition (Boolean derivative) calculated by gate-level modeling, and W d is the functional fault condition calculated from (2) by the gate preanalysis.
We used the notation ∂Y/∂y M to denote the dependency of Y from y M as an analogue of Boolean derivative for higher level (e.g. RT level) of abstraction for digital systems., dispite of that there is no mathematics available for calculating Boolean derivatives at higher (not logic) levels.
In the following we show how we can calculate Boolean derivatives with BDDs and thereafter how we can generalize this operation for higher level representations based on high-level DDs.
Modelling Digital Circuits with BDDs
Consider first, the following graph theoretical definitions of the BDD. We use the graph-theoretical definitions instead of traditional ite expressions [4, 5] because all the procedures defined further for SSBDDs are based on the topological reasoning rather then on graph symbolic manipulations as traditionally in the case of BDDs. Fig.4a by using SSBDD means to use the Procedure 1 for the node m = 7 1 in the graph in Fig.4b . The following paths should be activated; (6,¬1,2, 7 1 ), (¬1, m T,1 ), and (¬1, m T,0 ), which produces the pattern: x 1 x 2 x 3 x 4 x 5 x 6 = 11xx00. To test a physical defect of the bridge between the lines 6 and 7, which is activated on the line 7, additional constraints W=¬x 6 ∧x 7 =1 is to be used, which updates the test vector to 111x00.
Modelling Systems with High Level DDs
Consider now a digital system S = (Z, F) as a network of components where Z is the set of variables (Boolean, Boolean vectors or integers), which represent connections between components, inputs and outputs of the network. 
Depending on the class of the system (or its representation level), we may have various DDs, where nodes have different interpretations and relationships to the system structure. In RTL descriptions, we usually partition the system into control and data parts. Nonterminal nodes in DDs correspond to the control path, and they are labelled by state and output variables of the control part serving as addresses or control words.
Terminal nodes in DDs correspond to the data path, and they are labelled by the data words or functions of data words, which correspond to buses, registers, or data manipulation blocks. When using DDs for describing complex digital systems, we have to first, represent the system by a suitable set of interconnected components (combinational or sequential subcircuits). Then, we have to describe these components by their corresponding functions which can be represented by DDs. In some simple cases a digital system can be represented as a single DD. Consider a digital system z k =f(Z) represented by a single graph G k . We can now generalize Procedure 1 for higher level functions with the goal to create dependencies between high level variables as we used the notation ∂Y/∂y M in (3). It is easy to notice that the scanning test is a particular case of the conformity test, and results in a similar way as the conformity test from generalization of Procedure 1. In Fig.7 In test pattern simulation, a path is traced in the graph, guided by the values of input variables until a terminal node is reached, similarly as in the case of SSBDDs. In Fig.7 the result of simulating the vector y 1 , y 2 , y 3 , y 4 , R 1 , R 2 , IN = 0,0,3,2,10,6,12 is R 2 = R 1 *R 2 = 60 (bold arrows mark the activated path). Instead of simulating by a traditional approach all the components in the circuit, in the DD only 3 control variables are visited during simulation, and only a single data manipulation R 2 = R 1 *R 2 is carried out. We differentiate two testing types used for digital systems: scanning test (for testing terminal nodes in DDs, e.g. the data path), and conformity test (for testing nonterminal nodes, e.g. the control path). To generate a scanning test for the node R 1 *R 2 of the DD in 
Experimental results
We have carried out two types of experiments: to show the possibility of increasing the accuracy of diagnostic modeling digital circuits by introducing the defect-based functional fault model, and to show the the possibility of increasing the speed of diagnostic modelling by using multi-level DD-based approach. [13] . We used the ISCAS85 suite as benchmarks. Column 2 shows the total number of defects in the fault tables summed over all the gates belonging to the netlist. Column 3 reflects the number of gate level redundant defects. In column 4 circuit level redundant defects are counted. Column 8 shows the number of defects covered by the new ATPG, while column 5 shows the ability of logic level SAF-oriented ATPG to cover physical defects. The next coverage measure shows the test efficiency. In this value, both, gate level redundancy of defects (column 6) and circuit level redundancy of defects (column 7) are taken into account. The experiments prove that relying on 100 % SAF test coverage would not necessarily guarantee a good coverage of physical defects. For example, for circuit c2670 the defect coverage obtained by SAF tests was more than 1.6 % lower than the result of the proposed tool. An interesting remark is, that up to 25% of the defects were proved redundant by the new tool and can therefore not be detected by any voltage test. 75% of defect coverage for c880 gives not much confidence for this test. Only using the new ATPG allows to prove that most of the undetected defects are redundant, and that the real test efficiency is actually 99,66 giving finally a good confidence to the test. The experiments of the DD-based ATPG for digital systems were run on a 366 MHz SUN UltraSPARC 60 server with 512 MB RAM under SOLARIS 2.8 operating system. The system contains gate-level EDIF interface which is capable of reading designs of CAD systems CADENCE, MENTOR GRAPHICS, VIEWLOGIC, SYNOPSYS, etc. In Table 2 , comparison of test generation results of three ATPG tools are presented on 6 hierarchical benchmarks. The tools used for comparison include HITEC [1] , which is a logic-level deterministic ATPG and GATEST [3] as a genetic-algorithm based tool. The experimental results show the high speed of the new ATPG tool which is explained by the efficient algorithms based on DDs and by the hierarchical approach used in test generation
Conclusion
A method for modelling defects by a functional fault model was developed as a general basis for hierarchical approach to digital test. For hierarchical diagnostic modelling of digital systyems, multi-level DDs were proposed as an efficient model for representing digital systems in a uniform way at different representation levels.
